


# MPC5646C Microcontroller Product Brief

**32-bit MCU built on the Power Architecture® embedded category for automotive body electronics applications**



# Table of Contents

1	Introduction . . . . .	3	4.1	Introduction . . . . .	6
1.1	Document Overview . . . . .	3	4.2	Critical performance parameters . . . . .	9
1.2	Description . . . . .	3	4.3	Low power operation . . . . .	12
2	Block diagram . . . . .	3	4.4	Chip-level features . . . . .	13
3	Application examples . . . . .	5	4.5	Flash memory details . . . . .	15
3.1	Introduction . . . . .	5	4.5.1	Flash memory partitioning . . . . .	16
3.2	Body controller application example . . . . .	5	4.6	Developer environment . . . . .	18
3.3	Gateway application example . . . . .	6	5	Revision history . . . . .	18
4	Device family overview . . . . .	6			

# 1 Introduction

## 1.1 Document Overview

This document provides an overview and describes the features of the MPC5646C series of microcontroller units (MCUs). For functional characteristics, refer to the device reference manual. For electrical specifications, pin assignments, and package diagrams, refer to the device data sheet.

## 1.2 Description

The 32-bit MPC5646C automotive microcontrollers are a family of System-on-Chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, high end gateway, smart junction box, front module and combined body controller and gateway applications.

The MPC5646C family is one of a series of next-generation automotive microcontrollers based on the Power Architecture<sup>®</sup> architecture and designed specifically for embedded automotive applications. This document describes the features of the MPC5646C family and highlights important electrical and physical characteristics of the devices.

The advanced and cost-efficient host processor core of the MPC5646C automotive controller family complies with the Power Architecture embedded category, which is 100 percent user-mode compatible with the original Power Architecture user instruction set architecture (UISA). It operates at speeds of up to 120 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with user implementations. See [Section 4.6, “Developer environment,”](#) for more information.

## 2 Block diagram

[Figure 1](#) shows a top-level block diagram of the MPC5646C family.

## Block diagram




Figure 1. MPC5646C block diagram

## 3 Application examples

### 3.1 Introduction

The MPC5646C is designed to address central body, smart junction box, front module and high end gateway or combined body controller and gateway applications within the vehicle. As shown in the following examples, the MCU is central to the application and provides the flexibility to add or remove peripheral components in a modular design.

### 3.2 Body controller application example

Body controller modules primarily control the following:

- Comfort features—doors, seats, interior lighting
- Security/access features—passive entry, immobilizer, TPMS
- Lighting—headlights, brake lights, turn lights
- Centralized diagnostic and network management
- Vehicle communications network routing—CAN, FlexRay, Ethernet

Figure 2 shows the MPC5646C used in a typical body controller application.




Figure 2. Body controller application example

### 3.3 Gateway application example

Gateway controller modules primarily control the inter-bus communications necessary to pass information between the multiple communications busses with in the vehicle:

- CAN communications—Dominant vehicle bus within automotive comfort and body
- FlexRay— High bandwidth bus used to support time critical communications for safety related network communications with redundancy and high bandwidth data transfer
- Ethernet— High speed diagnostics, vehicle programing
- LIN— Low bandwidth sub-bus communications

Figure 3 shows the MPC5646C used in a gateway application controller.




Figure 3. Gateway Application Example

## 4 Device family overview

### 4.1 Introduction

This section provides a comparison of the different MPC5646C family members, presents the critical performance parameters, low power operation and lists the chip-level features and the flash memory module details.

Table 1 provides a summary of the different members of the MPC5646C family and their proposed features. This information is intended to provide an understanding of the range of functionality offered by this family.

Table 1. MPC5646C family comparison<sup>1</sup>

Feature	MPC5644B		MPC5644C			MPC5645B		MPC5645C			MPC5646B		MPC5646C		
	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA
CPU	e200z4d		e200z4d + e200z0h			e200z4d		e200z4d + e200z0h			e200z4d		e200z4d + e200z0h		
Execution speed <sup>2</sup>	Up to 120 MHz (e200z4d)		Up to 120 MHz (e200z4d) Up to 80 MHz (e200z0h) <sup>3</sup>			Up to 120 MHz (e200z4d)		Up to 120 MHz (e200z4d) Up to 80 MHz (e200z0h) <sup>3</sup>			Up to 120 MHz (e200z4d)		Up to 120 MHz (e200z4d) Up to 80 MHz (e200z0h) <sup>3</sup>		
Code flash memory	1.5 MB					2 MB					3 MB				
Data flash memory	4 x16 KB														
SRAM	128 KB		192 KB			160 KB		256 KB			192 KB		256 KB		
MPU	16-entry														
eDMA <sup>4</sup>	32 ch														
10-bit ADC															
dedicated <sup>5,6</sup>	27 ch	33 ch	27 ch	33 ch		27 ch	33 ch	27 ch	33 ch		27 ch	33 ch	27 ch	33 ch	
shared with 12-bit ADC <sup>7</sup>	19 ch														
12-bit ADC															
dedicated <sup>8</sup>	5 ch	10 ch	5 ch	10 ch		5 ch	10 ch	5 ch	10 ch		5 ch	10 ch	5 ch	10 ch	
shared with 10-bit ADC <sup>7</sup>	19 ch														
CTU	64 ch														
Total timer I/O <sup>9</sup> eMIOS	64 ch, 16-bit														
SCI (LINFlexD)	10														
SPI (DSPI)	8														
CAN (FlexCAN) <sup>10</sup>	6														
FlexRay	Yes														

**Table 1. MPC5646C family comparison<sup>1</sup> (continued)**

Feature	MPC5644B		MPC5644C			MPC5645B		MPC5645C			MPC5646B		MPC5646C		
	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA	176 LQFP	208 LQFP	176 LQFP	208 LQFP	256 BGA
STCU <sup>11</sup>	Yes														
Ethernet	No		Yes			No		Yes			No		Yes		
I <sup>2</sup> C	1														
32 kHz oscillator (SXOSC)	Yes														
GPIO <sup>12</sup>	147	177	147	177	199	147	177	147	177	199	147	177	147	177	199
Debug	JTAG				Nexus 3+	JTAG				Nexus 3+	JTAG				Nexus 3+
Cryptographic Services Engine (CSE)	Optional														

NOTES:

- <sup>1</sup> Feature set dependent on selected peripheral multiplexing; table shows example.
- <sup>2</sup> Based on 125 °C ambient operating temperature and subject to full device characterisation.
- <sup>3</sup> The e200z0h can run at speeds up to 80 MHz. However, if system frequency is >80 MHz (e.g., e200z4d running at 120 MHz) the e200z0h needs to run at 1/2 system frequency. There is a configurable e200z0 system clock divider for this purpose.
- <sup>4</sup> DMAMUX also included that allows for software selection of 32 out of a possible 57 sources.
- <sup>5</sup> Not shared with 12-bit ADC, but possibly shared with other alternate functions.
- <sup>6</sup> There are 23 dedicated ANS plus 4 dedicated ANX channels on LQPF176. For higher pin count packages, there are 29 dedicated ANS plus 4 dedicated ANX channels.
- <sup>7</sup> 16x precision channels (ANP) and 3x standard (ANS).
- <sup>8</sup> Not shared with 10-bit ADC, but possibly shared with other alternate functions.
- <sup>9</sup> As a minimum, all timer channels can function as PWM or Input Capture and Output Control. Refer to the eMIOS section of the device reference manual for information on the channel configuration and functions.
- <sup>10</sup> CAN Sampler also included that allows ID of CAN message to be captured when in low power mode.
- <sup>11</sup> STCU controls MBIST activation and reporting.
- <sup>12</sup> Estimated I/O count for proposed packages based on multiplexing with peripherals.



## 4.2 Critical performance parameters

The critical performance parameters of the MPC5646C feature the following:

- Fully static design operation up to a maximum of 120 MHz + 2%, 150 °C junction. This is based on 125 °C ambient.
- Low power design
  - Designed for dynamic power management of core and peripherals
  - Software-controlled clock gating of peripherals
  - Multiple power domains to minimize leakage in low power modes
- Internal voltage regulator (VREG) enables control with a single input voltage for device operation with the following features:
  - Regulates 3.3 V to 5 V( $\pm 10\%$ ) input to generate all internal low power supplies.
  - Voltage regulator (VREG) for regulation of input supply and all internal voltages. Requires external ballast transistor.
  - Manages power gating
  - Low power regulators support operation when in STOP and STANDBY modes to minimize power consumption
  - Startup on-chip regulators in  $<50 \mu\text{s}$  for rapid exit of STOP and STANDBY modes
  - Low voltage detection on main supply and 1.2 V regulated supplies.
- ADC analog supply 3.3–5 V  $\pm 10\%$
- Configurable I/O domains supporting Ethernet bank and general I/O bank
- Configurable pins
  - Selectable pull-up, pull-down, or no pull on all GPIO pins
  - Selectable open-drain pin
- Frequency-modulated phase-locked loop
- –40 to 125 °C ambient operating temperature range

**Table 2. Current consumption target<sup>1, 2</sup>**

Mode	Condition <sup>3</sup>	Typical <sup>4</sup>	Max <sup>5</sup>
RUN	25 °C, 120 MHz	175 mA <sup>6,7</sup>	240 mA <sup>7,8</sup>
	25 °C, 80 MHz	110 mA <sup>6</sup>	150 mA <sup>8</sup>
HALT	25 °C	25 mA	35 mA

Table 2. Current consumption target<sup>1, 2</sup>

Mode	Condition <sup>3</sup>	Typical <sup>4</sup>	Max <sup>5</sup>
STOP	25 °C	400 $\mu\text{A}$ <sup>7</sup>	1200 $\mu\text{A}$ <sup>7</sup>
STANDBY1 (8 KB RAM retained)	25 °C	25 $\mu\text{A}$	75 $\mu\text{A}$
STANDBY2 (64 KB RAM retained)	25 °C	45 $\mu\text{A}$	135 $\mu\text{A}$
STANDBY3 (96 KB RAM retained)	25 °C	60 $\mu\text{A}$	175 $\mu\text{A}$

## NOTES:

- <sup>1</sup> Values are preliminary and subject to change during characterization.
- <sup>2</sup> All values are package dependant due to thermal constraints.
- <sup>3</sup> All temperatures are based on an ambient temperature.
- <sup>4</sup> Target typical current consumption for the following typical operating conditions and configuration. Process = Typical, Voltage = 1.2 V.
- <sup>5</sup> Target maximum current consumption for mode observed under typical operating conditions. Process = Fast, Voltage = 1.32 V.
- <sup>6</sup> Subject to change, Configuration: 1  $\times$  e200z4d + 4 kbit/s Cache, 1  $\times$  eDMA (32 ch), 4  $\times$  FlexCAN (2  $\times$  500 kbit/s, 2  $\times$  125 kbit/s), 10  $\times$  LINFlexD (20 kbit/s), 8  $\times$  DSPI (4  $\times$  2 Mbit/s, 3  $\times$  4 Mbit/s, 1  $\times$  10 Mbit/s), 40  $\times$  PWM (200 Hz), 40  $\times$  ADC Input, 1  $\times$  CTU (40 ch), 1  $\times$  FlexRay (2 ch, 10 Mbit/s), 1  $\times$  RTC, 4  $\times$  PIT, 1  $\times$  SWT, 1  $\times$  STM. Ethernet and e200z0h disabled. Also reduced timed I/O channels for smaller packages. RUN current measured with typical application with accesses on both code flash memory and RAM.
- <sup>7</sup> This value is obtained from limited sample set.
- <sup>8</sup> Subject to change, Configuration: 1  $\times$  e200z4d + 4 kbit/s Cache, 1  $\times$  e200z0h (1/2 system frequency), CSE, 1  $\times$  eDMA (10 ch), 6  $\times$  FlexCAN (4  $\times$  500 kbit/s, 2  $\times$  125 kbit/s), 4  $\times$  LINFlexD (20 kbit/s), 6  $\times$  DSPI (2  $\times$  2 Mbit/s, 3  $\times$  4 Mbit/s, 1  $\times$  10 Mbit/s), 16  $\times$  Timed I/O, 16  $\times$  ADC Input, 1  $\times$  FlexRay (2 ch, 10 Mbit/s), 1  $\times$  FEC (100 Mbit/s), 1  $\times$  RTC, 4  $\times$  PIT, 1  $\times$  SWT, 1  $\times$  STM. For lower pin count packages reduce the amount of timed I/O's and ADC channels. RUN current measured with typical application with accesses on both code flash memory and RAM.



**Table 3. Operating mode summary<sup>1</sup>**

Operating Modes	Device Feature				Clock Sources					RTC / APII <sup>2</sup>	Wake-up Inputs	VREG modes		VREG Start-up
	CPU Core(s)	Flash memory	RAM	Peripherals	PLL	16 MHz IRC	4-40 MHz OSC	128 kHz IRC	32 kHz XOSC			High-Power VREG	Low-Power VREG	VREG start-up
RUN	On	OP	On	OP	OP	On	OP	On	OP	OP	— <sup>3</sup>	On	On	—
HALT	CG	OP	On	OP	OP	On	OP	On	OP	OP	OP	On	On	—
STOP	CG	CG	On	CG	Off	OP	OP	On	OP	OP	OP	OP	On	20 μs <sup>4</sup>
STANDBY1 <sup>5</sup>	Off	Off	8 KB <sup>6</sup>	Off	Off	OP	OP	OP	OP	OP	OP	Off	On	20 μs
STANDBY2 <sup>5</sup>	Off	Off	64 KB <sup>7</sup>	Off	Off	OP	OP	OP	OP	OP	OP	Off	On	20 μs
STANDBY3 <sup>5</sup>	Off	Off	96 KB <sup>8</sup>	Off	Off	OP	OP	OP	OP	OP	OP	Off	On	20 μs
POR	—	—	—	—	—	—	—	—	—	—	—	—	—	1.5 ms

**NOTES:**
<sup>1</sup> Table Key:

On—Powered and clocked

OP—Optionally configurable to be enabled or disabled (clock gated)

CG—Clock gated, powered but clock stopped

Off—Powered off and clock gated

FP—VREG full performance mode

LP—VREG low power mode, reduced output capability of VREG but lower power consumption

Var—Variable duration, based on the required reconfiguration and execution clock speed

BAM—Boot Assist Module software and hardware used for device start-up and configuration

<sup>2</sup> RTC runs through functional reset.

<sup>3</sup> All wake-up pins are functional in RUN mode but wake-up has no meaning in this mode.

<sup>4</sup> 20 μs startup time only when High-Power VREG is OFF. If it is ON, VREG startup time is <1 μs.

<sup>5</sup> For any STANDBY mode, the device startup time is calculated based upon SRAM bootup after STANDBY exit.

<sup>6</sup> 8 KB of the RAM contents is retained in STANDBY mode (but only accessible in RUN mode).

<sup>7</sup> 64 KB of the RAM contents retained in STANDBY mode (but only accessible in RUN mode).

<sup>8</sup> 96 KB of the RAM contents retained in STANDBY mode (but only accessible in RUN mode).

**Table 4. Total device wakeup time**

Mode	Total Time
STOP mode with HPREG OFF and RAM wakeup	20 μs
STOP mode with HPREG OFF and flash memory Wakeup	55 μs
STOP mode with HPREG ON and RAM wakeup	<5 μs
STOP mode with HPREG ON and flash memory wakeup	35 μs
STANDBY with RAM wakeup	35 μs
STANDBY with flash memory wakeup	160 μs

## 4.3 Low power operation

The MPC5646C has two dynamic power modes (RUN and HALT), and two static power modes. There is also the 'WAIT' instruction which allows either of the cores to be placed in WAIT:

- Low power modes use clock gating to halt the clock for all or part of the device.
- The lowest power mode also uses power gating to automatically turn off the power supply to parts of the device to minimize leakage.
- Dynamic power modes RUNx:
  - Four dynamic RUN modes supported.
  - RUN modes are the main operating modes where the entire device can be powered and clocked and where most processing activity is done. The ability to configure and select different RUN modes allows different clocks and power configurations to be supported with respect to each other and to allow switching between different operating conditions both simply and rapidly.
  - The necessary peripherals, clock sources, clock speed and systems clock prescalers can be independently configured for each of the four RUN modes of the device.
- WAIT command
  - WAIT allows the core to be frozen while most peripherals are allowed to continue to run. It can be entered directly by a core request (Wait For Interrupt, Wait For Event instructions) or indirectly by a core request (writing NVIC registers). As soon as an event or and interrupt is pending, the system returns to RUN mode within few system clock-cycles.
- Dynamic power mode HALT
  - HALT mode is a reduced activity low power mode intended for periods of moderate duration where less processing activity is needed. In this mode, the core clocks are stopped but user selected peripheral tasks can continue to run. It may be configured to provide more efficient power management features (switch-off PLL, flash, main regulator...) at the cost of longer wake up latency. The system returns to RUN mode as soon as an event or interrupt is pending.
- Static power mode STOP
  - STOP mode maintains power to the entire device allowing the retention of all on-chip registers and memory, and providing a faster recovery low power mode than the lowest STANDBY mode, with no need to reconfigure the device before starting to execute code. The clocks are halted to the cores and peripherals and can be optionally stopped to the oscillator or PLL at the expense of a slower start-up time.
    - STOP is entered from RUN mode, but not WAIT or HALT mode.
    - Wake-up from STOP mode is provided from an external event, or by the internal periodic wake-up, if enabled.
- Static power mode STANDBY
  - STANDBY mode halts the clock to the entire device and turns off the power to the majority of the chip in order to offer the lowest power consumption modes of the MPC5646C. STANDBY mode means that the contents of the cores, on-chip peripheral registers and potentially some of the volatile memory are not held. The device can be awakened from up to 30 I/O pins, a reset, or from a periodic wake-up using a low power oscillator. If required by the user, it is possible

- to enable the internal 16 MHz or 128 kHz RC oscillator or external high frequency/low frequency oscillator.
- STANDBY1 mode retains 8 KB of the on-chip RAM. Fast wake-up using the on-chip 16 MHz internal RC oscillator allows rapid execution from RAM or flash memory on exit from low power modes.
- STANBDY2 mode retains the 64 KB contents of the on-chip RAM.
- STANBDY3 mode retains the 96 KB contents of the on-chip RAM.
- 16 MHz internal RC oscillator supports low speed code execution and clocking of peripherals through selection as the system clock.
- Supports operation of ADCs using internal 16 MHz RC oscillator.
- Internal 16 MHz RC oscillator can be used as the PLL input clock source to provide fast start-up without the external oscillator delay.
- Up to 30 external pins for wake-up from low power modes.
- Rapid exit from low power mode with fast startup internal voltage regulator.

## 4.4 Chip-level features

On-chip modules available within the family include the following features:

- e200z4d dual issue, 32-bit core Power Architecture<sup>®</sup> compliant CPU
  - Up to 120 MHz
  - 4 KB, 2/4-Way Set Associative Instruction Cache
  - Variable length encoding (VLE)
  - Embedded floating-point (FPU) unit
  - Supports Nexus3+
- e200z0h single issue, 32-bit core Power Architecture compliant CPU
  - Up to 80 MHz
  - Variable length encoding (VLE)
  - Supports Nexus3+
- Up to 3 MB on-chip flash memory: flash page buffers to improve access time
- Up to 256 KB on-chip SRAM
- 64 KB on-chip data flash memory to support EEPROM emulation
- Up to 16 semaphores across all slave ports
- User selectable MBIST
- Low-power modes supported: STOP, HALT, STANDBY
- 16 region Memory Protection Unit (MPU)
- Dual-core Interrupt Controller (INTC). Interrupt sources can be routed to e200z4d, e200z0h, or both
- Crossbar switch architecture for concurrent access to peripherals, flash memory, and SRAM from multiple bus masters

## Device family overview

- 32 channel eDMA controller with DMAMUX
- Timer supports input/output channels providing 16-bit input capture, output compare, and PWM functions (eMIOS)
- 2 analog-to-digital converters (ADC): one 10-bit and one 12-bit
- Cross Trigger Unit (CTU) to enable synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
- Up to 8 serial peripheral interface (DSPI) modules
- Up to 10 serial communication interface (LINFlex) modules
- Up to 6 full CAN (FlexCAN) modules with 64 MBs each
- CAN Sampler to catch ID of CAN message
- 1 inter IC communication interface (I<sup>2</sup>C) module
- Up to 177 (LQFP) or 199 (BGA) configurable general purpose I/O pins
- System clocks sources
  - 4–40 MHz external crystal oscillator
  - 16 MHz internal RC oscillator
  - FMPLL
  - Additionally, there are two low power oscillators: 128 kHz internal RC oscillator, 32 kHz external crystal oscillator
- Real Time Counter (RTC) with clock source from internal 128 kHz or 16 MHz oscillators or external 4–40 MHz crystal
  - Supports autonomous wake-up with 1 ms resolution with max timeout of 2 seconds
  - Optional support from external 32 kHz crystal oscillator, supporting wake-up with 1 second resolution and max timeout of 1 hour
- 1 System Timer Module (STM) with four 32-bit compare channels
- Up to 8 periodic interrupt timers (PIT) with 32-bit counter resolution
- 1 Real Time Interrupt (RTI) with 32-bit counter resolution
- 1 Safety Enhanced Software Watchdog Timer (SWT) that supports keyed functionality
- 1 dual-channel FlexRay Controller with 128 message buffers
- 1 Fast Ethernet Controller (FEC)
- On-chip voltage regulator (VREG)
- Cryptographic Services Engine (CSE)
- Offered in the following standard package types:
  - 176-pin LQFP, 24 × 24 mm, 0.5 mm Lead Pitch
  - 208-pin LQFP, 28 × 28 mm, 0.5 mm Lead Pitch
  - 256-ball MAPBGA, 17 × 17mm, 1.0 mm Lead Pitch

## 4.5 Flash memory details

The on-chip flash memory on the MPC5646C features the following:

- 3 MB burst flash memory
- Single dual port flash memory controller and flash BIU shared with the data flash memory
- Flash memory partitioning:
  - 1.5 MB Code flash memory module 1:
    - 1 × 512 KB (2 × 16 KB, 3 × 32 KB, 3 × 128 KB, 2 × 16 KB (reserved))
    - 2 × 512 KB (4 × 128 KB)
  - 1.5 MB Code flash memory module 2:
    - 1 × 512 KB (2 × 16 KB, 3 × 32 KB, 3 × 128 KB, 2 × 16 KB (reserved))
    - 2 × 512 KB (4 × 128 KB)
  - 64 KB Data flash memory
    - 4 × 16 KB, 1 × 8 KB (reserved)
- RWW is supported between Code flash memory and Data flash memory modules to facilitate EEPROM emulation capability. RWW is not supported between the 512 KB arrays within the Code flash memory.
- Typical Code flash memory access time is 40 ns: 0 wait-state for buffer hits, 5 wait-states for page buffer miss at 120 +2% MHz
- Typical Data flash memory access time is 120 ns: up to 13 wait-states for page buffer miss at 120 + 2% MHz.
- Page buffers can be allocated for code-only, fixed partitions of code and data, all available for any access
- 64-bit ECC with single-bit correction, double-bit detection for data integrity in Code Flash, 32-bit ECC with single-bit correction, double-bit detection for data integrity in Data Flash.
- Censorship protection scheme to prevent flash memory content visibility
- Supports flash memory writes using internal 16 MHz RC oscillator
- Margin read for flash memory array supported for initial program verification

## 4.5.1 Flash memory partitioning

Table 5. MPC5646C Flash memory partitioning

Array	Address	MPC5644B	MPC5644C	MPC5645B	MPC5645C	MPC5646B	MPC5646C
		1.5 MB		2 MB		3 MB	
Array_A	Flash base + 0x0000_0000	32 KB		32 KB		32 KB	
	Flash base + 0x0000_8000	16 KB		16 KB		16 KB	
	Flash base + 0x0000_C000	16 KB		16 KB		16 KB	
	Flash base + 0x0001_0000	32 KB		32 KB		32 KB	
	Flash base + 0x0001_8000	32 KB		32 KB		32 KB	
	Flash base + 0x0002_0000	128 KB		128 KB		128 KB	
	Flash base + 0x0004_0000	128 KB		128 KB		128 KB	
	Flash base + 0x0006_0000	128 KB		128 KB		128 KB	
Array_B	Flash base + 0x0008_0000	128 KB		128 KB		128 KB	
	Flash base + 0x000A_0000	128 KB		128 KB		128 KB	
	Flash base + 0x000C_0000	128 KB		128 KB		128 KB	
	Flash base + 0x000E_0000	128 KB		128 KB		128 KB	
Array_C	Flash base + 0x0010_0000	128 KB		128 KB		128 KB	
	Flash base + 0x0012_0000	128 KB		128 KB		128 KB	
	Flash base + 0x0014_0000	128 KB		128 KB		128 KB	
	Flash base + 0x0016_0000	128 KB		128 KB		128 KB	



Table 5. MPC5646C Flash memory partitioning (continued)

Array	Address	MPC5644B	MPC5644C	MPC5645B	MPC5645C	MPC5646B	MPC5646C
		1.5 MB		2 MB		3 MB	
Array_D	Flash base + 0x0018_0000	—		128 KB		128 KB	
	Flash base + 0x001A_0000	—		128 KB		128 KB	
	Flash base + 0x001C_0000	—		128 KB		128 KB	
	Flash base + 0x001E_0000	—		128 KB		128 KB	
Array_E	Flash base + 0x0020_0000	—		—		128 KB	
	Flash base + 0x0022_0000	—		—		128 KB	
	Flash base + 0x0024_0000	—		—		128 KB	
	Flash base + 0x0026_0000	—		—		128 KB	
Array_F	Flash base + 0x0028_0000	—		—		32 KB	
	Flash base + 0x0028_8000	—		—		16 KB	
	Flash base + 0x0028_C000	—		—		16 KB	
	Flash base + 0x0029_0000	—		—		32 KB	
	Flash memory base + 0x0029_8000	—		—		32 KB	
	Flash base + 0x002A_0000	—		—		128 KB	
	Flash base + 0x002C_0000	—		—		128 KB	
	Flash base + 0x002E_0000	—		—		128 KB	

**Table 5. MPC5646C Flash memory partitioning (continued)**

Array	Address	MPC5644B	MPC5644C	MPC5645B	MPC5645C	MPC5646B	MPC5646C
		1.5 MB		2 MB		3 MB	
Array_G	Data flash base + 0x0000_0000	16 KB		16 KB		16 KB	
	Data flash base + 0x0000_4000	16 KB		16 KB		16 KB	
	Data flash base + 0x0000_8000	16 KB		16 KB		16 KB	
	Data flash base + 0x0000_C000	16 KB		16 KB		16 KB	

## 4.6 Developer environment

The MPC5646C MCU family is supported by tools and third-party developers similar to those supporting Freescale MPC5500 products, offering a widespread, established network of tools and software vendors. It also features a high-performance Nexus debug interface.

The following development support is available:

- Automotive evaluation boards (EVB) featuring CAN, LIN interfaces, and more
- Compilers
- Debuggers
- JTAG and Nexus interfaces

The following software support is available:

- OSEK solutions are available from multiple third parties
- CAN and LIN drivers
- AUTOSAR package

## 5 Revision history

Table 6 summarizes revisions to this document.

**Table 6. Revision history**

Revision	Date	Substantive changes
1	1 April 2010	Initial release

**Table 6. Revision history (continued)**

Revision	Date	Substantive changes
2	17 Aug 2010	<ul style="list-style-type: none"> <li>• Made minor editing and formatting changes throughout the document to improve readability.</li> <li>• <a href="#">Figure 1</a>: MPC5646C block diagram: Replaced e200Z0h core nexus support from "nexus3" to "nexus3+".</li> <li>• <a href="#">Figure 2</a> Body controller application example: Added Power supply block, replaced LinFlex with LinFlexD.</li> <li>• <a href="#">Figure 3</a>: Gateway Application Example: replaced LinFlex with LinFlexD.</li> <li>• <a href="#">Table 1</a> MPC5646C family comparison: Replaced nexus 3 with nexus 3+ support for both the cores</li> <li>• <a href="#">Section 4.2</a>, "Critical performance parameters":                             <ul style="list-style-type: none"> <li>- Clarified feature 1 from " Fully static design operation up to a maximum of 120 MHz, based on 125 °C ambient" to "Fully static design operation up to a maximum of 120 MHz + 2%, 150 °C junction. This is based on 125 °C ambient"</li> <li>- <a href="#">Table 2</a>: Current Consumption Target table: Editorial updates in footnote 6 and 7.</li> </ul> </li> <li>• <a href="#">Section 4.4</a>, "Chip-level features": e200Z0h- Updated to show nexus 3+ debug support, listed low power modes.</li> <li>• Updated feature list.</li> <li>• MPC5646C family comparison table: Updated ADC channels and added ADC footnotes.</li> <li>• <a href="#">Table 2</a> Current consumption target,: Corrected RUN current max at 25 °C to 150 mA. Clarified footnote 6 and 7.</li> </ul>
2.1	23 Feb 2011	<ul style="list-style-type: none"> <li>• Deleted the "Freescale Confidential Proprietary" label (the document is public).</li> </ul>
3	May 2011	<ul style="list-style-type: none"> <li>• Updated block diagram</li> <li>• Updated family comparison table</li> <li>• Current Consumption Target table: Added HALT current values.</li> <li>• Operating Mode Summary table: Added footnote 4. Replaced OFF with OP for STOP mode at HPVREG.</li> <li>• Flash memory detail section, simplified the module names.</li> <li>• Current consumption target table: Added footnote 7.</li> <li>• Flash memory details: Added 32-bit ECC with single-bit correction, double-bit detection for data integrity in Data Flash.</li> </ul>
4	27 Dec 2011	<ul style="list-style-type: none"> <li>• Updated the number of dedicated channels of 12-bit ADC in family comparison table.</li> <li>• Minor editorial changes</li> </ul>

### NOTE

This revision history uses clickable cross-references for ease of navigation. The numbers and titles in each cross-reference are relative to the latest published release.



## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

Europe, Middle East, and Africa:  
Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd. Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

Freescale Semiconductor Literature Distribution Center  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2010. All rights reserved.

MPC5646CPB  
Rev. 4  
12/2011

