SCBS218D - JUNE 1992 - REVISED OCTOBER 2000

- Members of Texas Instruments' Widebus™
 Family
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD 17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})


description

The 'ABT16825 devices are 18-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as two 9-bit buffers or one 18-bit buffer. They provide true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output-enable (OE1 or OE2) input is high, all nine affected outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT16825 ... WD PACKAGE SN74ABT16825 ... DL PACKAGE (TOP VIEW)



ORDERING INFORMATION

| TA | PACKA | _{GE} † | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------|-----------------|--------------------------|---------------------|
| 4000 to 0500 | SSOP - DI | Tube | SN74ABT16825DL | ABT16825 |
| -40°C to 85°C | 330P - DL | Tape and reel | SN74ABT16825DLR | AD110025 |
| -55°C to 125°C | CFP-WD | Tube | SNJ54ABT16825WD | SNJ54ABT16825WD |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments.



FUNCTION TABLE (each 9-bit section)


| | INPUTS | OUTPUT | |
|-----|--------|--------|---|
| OE1 | OE2 | Α | Y |
| L | L | L | L |
| L | L | Н | Н |
| Н | X | Χ | Z |
| Х | Н | Χ | Z |

logic symbol†



 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS218D - JUNE 1992 - REVISED OCTOBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V _{CC} | |
|------------------------------------------------------------------------|--------|
| Input voltage range, V _I (see Note 1) | |
| Voltage range applied to any output in the high or power-off state, VO | |
| Current into any output in the low state, IO: SN54ABT16825 | 96 mA |
| SN74ABT16825 | 128 mA |
| Input clamp current, I _{IK} (V _I < 0) | |
| Output clamp current, I _{OK} (V _O < 0) | |
| Package thermal impedance, θ_{JA} (see Note 2) | 56°C/W |
| Storage temperature range, T _{stq} | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

| | | | SN54AB1 | 16825 | SN74ABT | 16825 | UNIT |
|---------------------|------------------------------------|--------------|---------|-------|---------|-------|--------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | | 0.8 | V |
| VI | Input voltage | | 0 | Vcc | 0 | VCC | V |
| loH | High-level output current | | ļ | -24 | | -32 | mA |
| loL | Low-level output current | | (0) | 48 | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | Control pins | 200 | 4 | | 4 | ns/V |
| ΔυΔν | input transition rise of fail fate | Data pins | Q. | 10 | | 10 | 115/ V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 200 | | 200 | · | μs/V |
| TA | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SN54ABT16825, SN74ABT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS218D - JUNE 1992 - REVISED OCTOBER 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | ADAMETED | TEST | ONDITIONS | Т | A = 25°C | ; | SN54AB | T16825 | SN74AB1 | 16825 | LINIT |
|--------------------------------------------------|------------------|-----------------------------------------------------------------------------------|-----------------------------------------------|-----|------------------|-------|--------|--------|---------|-------|-------|
| | ARAMETER | TEST | ONDITIONS | MIN | TYP [†] | MAX | MIN | MAX | MIN | MAX | UNIT |
| VIK | | $V_{CC} = 4.5 \text{ V},$ | I _I = -18 mA | | | -1.2 | | -1.2 | | -1.2 | V |
| | | V _{CC} = 4.5 V, I _{OH} = -3 mA | | | | | 2.5 | | 2.5 | | |
| \ _{\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\} | | $V_{CC} = 5 V$, | $I_{OH} = -3 \text{ mA}$ | 3 | | | 3 | | 3 | | V |
| VOH | | V _{CC} = 4.5 V | $I_{OH} = -24 \text{ mA}$ | 2 | | | 2 | | | | V |
| | | VCC = 4.5 V | $I_{OH} = -32 \text{ mA}$ | 2* | | | | | 2 | | |
| VOL | | V _{CC} = 4.5 V | $I_{OL} = 48 \text{ mA}$ | | | 0.55 | | 0.55 | | | V |
| VOL | | VCC = 4.5 V | | | | 0.55* | | | | 0.55 | V |
| V _{hys} | | | | | 100 | | | | | | mV |
| IĮ | | $V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or Gi | | | | ±1 | | ±1 | | ±1 | μА |
| lozpu | | $V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$ | V, 2.7 V, OE = X | | | ±50 | | ±50 | | ±50 | μА |
| lozpd | | $V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to } 2$ | 0, 2.7 V, OE = X | | | ±50 | , | ±50 | | ±50 | μА |
| lozh | | V _{CC} = 2.1 V to V _O = 2.7 V, OE | | | | 10 | 2008 | 10 | | 10 | μА |
| lozL | | $V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \text{ OE}$ | 5.5 V, ≥ 2 V | | | -10 | Q | -10 | | -10 | μА |
| loff | | $V_{CC} = 0$, | V_I or $V_O \le 4.5 V$ | | | ±100 | | | | ±100 | μΑ |
| ICEX | Outputs high | $V_{CC} = 5.5 \text{ V},$ | V _O = 5.5 V | | | 50 | | 50 | | 50 | μΑ |
| IO [‡] | | $V_{CC} = 5.5 \text{ V},$ | $V_0 = 2.5 \text{ V}$ | -50 | -100 | -180 | -50 | -180 | -50 | -180 | mA |
| | Outputs high | ., | 0 | | | 2 | | 2 | | 2 | |
| Icc | Outputs low | V _{CC} = 5.5 V, I _C V _I = V _{CC} or GI | | | 32 | 32 32 | | | | mA | |
| | Outputs disabled | 1 - 100 31 31 | | | | 2 | | 2 | | 2 | |
| ΔICC§ | | V _{CC} = 5.5 V, C Other inputs at | one input at 3.4 V, V _{CC} or GND | | | 1.5 | | 1.5 | | 1.5 | mA |
| Ci | | V _I = 2.5 V or 0. | 5 V | | 3 | | | | | | pF |
| Со | | $V_0 = 2.5 \text{ V or } 0$ |).5 V | | 7.5 | | | | | | pF |

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM TO (OUTPUT) | | V _{CC} = 5 V, T _A = 25°C | | | SN54AB1 | Г16825 | SN74AB | UNIT | | |
|------------------|------------------|-----------|-------------------------------------------------|-----|-----|---------|--------|--------|------|-----|----|
| | (1141 01) | (0011 01) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | | |
| ^t PLH | А | V | 1 | 1.9 | 3.6 | 1 | 4.1 | 1 | 3.9 | ns | |
| ^t PHL | A | ĭ | 1 | 2.1 | 3.9 | 1 (| 4.7 | 1 | 4.4 | 115 | |
| ^t PZH | ŌĒ | V | 1 | 2.8 | 5.5 | 1,0 | 6.4 | 1 | 6.1 | | |
| ^t PZL | OE | ī | 1 | 2.8 | 5.4 | 3 | 6.3 | 1 | 6 | ns | |
| t _{PHZ} | ŌĒ | V | 2.4 | 4.5 | 6.8 | 2.4 | 7.1 | 2.4 | 6.9 | | |
| t _{PLZ} | UE UE | Υ | Ϋ́ | 1.6 | 3.7 | 6.2 | 1.6 | 7.6 | 1.6 | 6.6 | ns |

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| SN74ABT16825DL | ACTIVE | SSOP | DL | 56 | 20 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16825 | Samples |
| SN74ABT16825DLR | ACTIVE | SSOP | DL | 56 | 1000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16825 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|-----------------------------------------------------------|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ABT16825DLR | SSOP | DL | 56 | 1000 | 330.0 | 32.4 | 11.35 | 18.67 | 3.1 | 16.0 | 32.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ABT16825DLR | SSOP | DL | 56 | 1000 | 367.0 | 367.0 | 55.0 |

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated