

# S32K1xx Product Brief

## Supports all S32K1xx devices

### Contents

## 1 S32K1xx Product Series

The S32K1xx Product Series further extends the highly scalable portfolio of ARM® Cortex®-M0+/M4F MCUs in the automotive industry. It builds on the legacy of the KEA series, whilst introducing higher memory options alongside a richer peripheral set extending capability into a variety of automotive applications. With a 2.7 –5.5 V supply and focus on automotive environment robustness, the S32K series devices are well suited to a wide range of applications in electrical harsh environments, and are optimized for cost-sensitive applications offering low pin-count options. The S32K series offers a broad range of memory, peripherals, and package options. They share common peripherals and pin counts allowing developers to migrate easily within an MCU family or among the MCU families to take advantage of more memory or feature integration. This scalability allows developers to standardize on the S32K series for their end product platforms, maximizing hardware and software reuse, and reducing time-to-market.

Following are the general features of the S32K series MCUs:

- 32-bit ARM Cortex-M0+/M4F core with IEEE-754 compliant FPU, executing up to 112 MHz
- Scalable memory footprints up to 2 MB flash and up to 256 KB SRAM
- Precision mixed-signal capability with on chip analog comparators and multiple 12-bit ADCs

1	S32K1xx Product Series.....	1
2	Block diagram.....	3
3	Features.....	4
4	Applications.....	8
5	Power modes.....	9
6	Revision History.....	10




## S32K1xx Product Series

- Powerful timers for a broad range of applications including motor control, lighting control, and body applications.
- Serial communication interfaces such as LPUART, LPSPI, LPI<sup>2</sup>C, FlexCAN, ISO CAN-FD, FlexIO, etc.
- SHE+ specification compliant security module.
- Single power supply (2.7–5.5 V) with full functional flash program/erase/read operations.
- Functional safety compliance with ISO26262, with internal watchdog, voltage monitors, clock monitors, memory protection, ECC on memories, and cyclic redundancy checking.
- Ambient operation temperature range: –40 °C to 125°C.
- Software solutions: S32 Software Development Kit (SDK), S32 Design Studio (S32DS).
- The S32K series of devices are pin compatible within the same Product Series, allowing complete scalability.

## 2 Block diagram

The following figure shows the S32K1xx Product Series block diagram<sup>1</sup>:



1: On this device, NXP's system MPU implements the safety mechanisms to prevent masters from accessing restricted memory regions. This system MPU provides memory protection at the level of the Crossbar Switch. Each Crossbar master (Core, DMA, Ethernet) can be assigned different access rights to each protected memory region. The ARM M4 core version in this family does not integrate the ARM Core MPU, which would concurrently monitor only core-initiated memory accesses. In this document, the term MPU refers to NXP's system MPU.

2: See Memories and Memory Interfaces chapter in S32K14x Series Reference Manual: On-chip SRAM sizes table for Device specific sizes

Key:

- Device architectural IP on all S32K devices
- Peripherals present on all S32K devices
- Peripherals present on selected S32K devices See section Feature Comparison

**Figure 1. S32K1xx Product Series high-level architecture diagram**

1. Please refer to the [Feature comparison](#) for Device specific values.

### 3 Features

#### 3.1 Feature comparison

The following figure summarizes the memory and package options for the S32K product series and demonstrates where this device fits within the overall series. All devices which share a common package are pin-to-pin compatible.

		S32K11x		S32K14x			
Parameter		K116	K118	K142	K144	K146	K148
System	Core	ARM® Cortex™-M0+		ARM® Cortex™-M4F			
	Frequency	48 MHz		up to 112 MHz			
	IEEE-754 FPU	○		●			
	HW security module (CSEc)	●		●			
	CRC module	1x		1x			
	ISO 26262	capable up to ASIL-B		capable up to ASIL-B			
	Peripheral speed	up to 60 MHz		up to 112 MHz			
	Crossbar	●		●			
	DMA	○		●			
	EWM	○		●			
	Memory protection unit	●		●			
	Watchdog	1x		1x			
	Real time clock	○		●			
	Low power modes	●		●			
	Number of I/Os	up to 42	up to 58	up to 89		up to 128	up to 156
	Single supply voltage	2.7 - 5.5 V		2.7 - 5.5 V			
	Operating temperature (T <sub>a</sub> ) Temperature ambient	-40 to +85°C / +105°C / +125°C		-40 to +85°C / +105°C / +125°C			
Memory	Flash	128 KB	256 KB	256 KB	512 KB	1 MB	2 MB
	Error correction code (ECC)	●		●			
	System RAM (including FlexRAM)	16 KB	24 KB	32 KB	64 KB	128 KB	256 KB
	FlexRAM (also available as system RAM)	2 KB		4 KB			
	Cache	○		4 KB			
	EEPROM emulated by FlexRAM	2 KB (up to 32 KB D-Flash)		4 KB (up to 64 KB D-Flash)			4 KB (up to 512 KB D-Flash)
	External memory interface	○		○			QuadSPI incl. HyperBus™
Timer	Low power interrupt timer	1x		1x			
	FlexTimer (16-bit counter) 8 channels	2x (16)		4x (32)		6x (48)	8x (64)
	Low power timer (LPTMR)	1x		1x			
	Real time counter (RTC)	1x		1x			
	Programmable delay block (PDB)	1x		2x			
Analog	Trigger mux (TRGMUX)	1x (16)		1x (64)		1x (73)	1x (81)
	12-bit SAR ADC (1 MSPS each)	1x (16)		2x (16)		2x (24)	
	Comparator with 8-bit DAC	1x		1x			
Communication	100 Mbit IEEE-1588 ethernet MAC	○		○		1x	
	Serial audio interface (AC97, TDM, I2S)	○		○		2x	
	Low power UART/LIN	1x		2x	3x		
	Low power SPI	1x	2x	2x	3x		
	Low power I2C	1x		1x			2x
	FlexCAN (CAN-FD ISO/CD 11898-1)	1x (1x with FD)		2x (1x with FD)	3x (1x with FD)	3x (2x with FD)	3x (3x with FD)
	FlexIO (8 pins configurable as UART, SPI, I2C, I2S)	1x		1x			
IDEs	Debug & trace	SWD, JTAG		SWD, JTAG (ITM, SWV, SWO)			SWD, JTAG (ITM, SWV, SWO),ETM
	Ecosystem (IDE, compiler, debugger)	NXP S32 Design Studio (GCC) + SDK, IAR, GHS, COSMIC, Lauterbach, iSystems		NXP S32 Design Studio (GCC) + SDK, IAR, GHS, COSMIC, Lauterbach, iSystems			
Other	Packages	QFN-32 LQFP-48	LQFP-48 LQFP-64	LQFP-64 LQFP-100	LQFP-64 LQFP-100 MAPBGA-100	MAPBGA-100 LQFP-100 LQFP-144	MAPBGA-100 LQFP-144 LQFP-176

LEGEND:  
 ○ Not implemented.  
 ● Available on the device.

Figure 2. S32K1xx product series comparison

## 3.2 Feature summary

The S32K1xx device series will have the following features:

**Table 1. S32K1xx system peripherals**

<p>Core and Architecture S32K14x Devices(M4F Core)</p>	<ul style="list-style-type: none"> <li>• ARM Cortex M4F core running up to 80 MHz at 125 °C</li> <li>• ARM Core based on the ARMv7 Architecture &amp; Thumb®-2 ISA with 1.25 DMIPS/MHz</li> <li>• 4 k data / instruction cache for optimizing wait state execution from memories</li> <li>• Single Precision Floating Point Unit (SPFPU), IEEE 754 compliant</li> <li>• Harvard bus architecture implementing dedicated instruction and data path</li> <li>• 3-stage pipeline with branch speculation</li> <li>• Integrated cross bar unit with System Memory Protection Unit (SMPU)</li> <li>• Integrated Digital Signal Processor (DSP)</li> <li>• Embedded Trace Macrocell supporting instruction trace (ETM)</li> <li>• ARM third-party ecosystem support: Software and tools to help minimize development time/cost</li> <li>• Optional high speed Run, further increasing frequency to 112 MHz</li> </ul>
<p>Core and Architecture S32K11x Devices(M0+ Core)</p>	<ul style="list-style-type: none"> <li>• ARM Cortex M0+ core running up to 48 MHz at 125 °C.</li> <li>• Single cycle 32 x 32 bits multiply</li> <li>• 2-stage pipeline for further reduced power consumption.</li> <li>• Serial Wire Debug (SWD)</li> <li>• Binary compatible instruction set with the ARM Cortex M4F</li> </ul>
<p>DMA</p>	<ul style="list-style-type: none"> <li>• 16 channel, extended up to 64 channel with DMA MUX</li> </ul>
<p>System and power management</p>	<ul style="list-style-type: none"> <li>• Low power ARM Cortex-M4F core with excellent energy efficiency</li> <li>• Supports multiple power modes: High speed Run (optional), Run, VLPR, VLPS (Very Low Power Stop)</li> <li>• Supports clock gating for unused modules, and specific peripherals remain working in low power modes</li> <li>• Fully independent CPU and peripheral clocking scheme</li> <li>• Rapid start-up from an internal independent 48 MHz Internal RC oscillator (FIRC)</li> <li>• Various low power oscillators such as the 128 kHz LPO and the 8 MHz Internal RC (SIRC)</li> <li>• Power management module (PMC) with low voltage detect (LVD) and selectable trip points</li> <li>• No output supply decoupling required</li> <li>• Programmable Low Voltage warning (LVW) system</li> </ul>

*Table continues on the next page...*

Table 1. S32K1xx system peripherals (continued)

	<ul style="list-style-type: none"> <li>• POR / Reset</li> <li>• Support for multiple power modes</li> <li>• Non-maskable interrupt (NMI)</li> </ul>
Memory and Memory Interfaces	<ul style="list-style-type: none"> <li>• Upto 2 MB program flash, 512 K data flash / 4 KB EEPROM, up to 252 KB SRAM, all with ECC</li> <li>• up to 4 KB FlexRAM</li> </ul>
Clocks	<ul style="list-style-type: none"> <li>• External 8 MHz - 40 MHz crystal oscillator or resonator</li> <li>• Up to DC- 60 MHz external square wave input clock</li> <li>• Internal clock references <ul style="list-style-type: none"> <li>• 48 MHz FIRC, +/-1%</li> <li>• 8 MHz SIRC, +/- 3%</li> <li>• 128 kHz LPO +/- 10%</li> </ul> </li> <li>• System Clock Generator (SCG), with in-built PLL</li> </ul>
Security and integrity	<ul style="list-style-type: none"> <li>• Cyclic Redundancy Check (CRC) generation module</li> <li>• External Watchdog Monitor (EWM)</li> <li>• HW Security Engine (CSEc) <ul style="list-style-type: none"> <li>• fully SHE/SHE+ and EVITA-Low specification compliant</li> <li>• AES-128 hardware cipher block</li> <li>• Secure Key storage</li> <li>• Random number generator (TRNG and PRNG)</li> <li>• 120-bit unique identification (UID) number</li> </ul> </li> </ul>
Safety ISO26262	<ul style="list-style-type: none"> <li>• Windowed Watchdog (WDOG) with independent clock source</li> <li>• 120-bit unique identification (ID) number</li> <li>• FTTI of 100 ms</li> <li>• Voltage Monitors</li> <li>• Bandgap available as ADC input</li> <li>• Monitoring of external clock source using independent reference</li> <li>• PLL Lock and Loss of lock protection</li> <li>• System Memory Protection unit (SMPU)</li> <li>• ECC on code flash, data flash and system RAM</li> <li>• ADC self-test feature</li> <li>• Internal analog monitoring of all supplies available</li> </ul>
Analog	<ul style="list-style-type: none"> <li>• 12-bit analog-to-digital converter (ADCs) <ul style="list-style-type: none"> <li>• up to 64 external analog inputs</li> <li>• with 1 <math>\mu</math>s conversion time</li> <li>• internal bandgap reference channel, supporting automatic compare, optional hardware trigger and operating in Stop mode</li> <li>• up to five internal reference inputs</li> <li>• Automatic compare with interrupt</li> <li>• Self-test and self-calibration scheme</li> </ul> </li> <li>• Analog comparator (ACMP) with internal 8-bit digital-to-analog converter (DAC)</li> </ul>

Table continues on the next page...

Table 1. S32K1xx system peripherals (continued)

	<ul style="list-style-type: none"> <li>• ACMP with both positive and negative inputs, separately selectable interrupt on rising and falling comparator output</li> <li>• Ability to cross trigger the timers from both the ADC and ACMP outputs</li> </ul>
Timers	<ul style="list-style-type: none"> <li>• 16-bit Flex Timers (FTM), offering up to 64 standard channels <ul style="list-style-type: none"> <li>• Input capture, output compare, and PWM modes</li> <li>• Fault input support with global fault control</li> <li>• Multiple features such as deadtime insertion, configurable polarity, quadrature decoding, etc</li> </ul> </li> <li>• 16-bit Programmable Delay Blocks (PDB), offering extended triggering in electrical motor control applications</li> <li>• 32-bit low power interrupt timer (LPIT) with four channels, for RTOS task scheduler time base or trigger source for ADC conversion and timer modules</li> <li>• 16-bit Low Power Timer (LPTMR)</li> <li>• Advanced Motor Control using combination of ADC, FTM, and PDB</li> </ul>
Communications	<ul style="list-style-type: none"> <li>• Serial peripheral interfaces (LPSPI) with DMA support and low power availability. With full-duplex or single-wire bidirectional and master or slave mode.</li> <li>• Inter-integrated circuit (LPI<sup>2</sup>C) modules with DMA support, low power availability, master / slave support, system management bus</li> <li>• Universal asynchronous receiver/transmitter (LPUART) modules with DMA support, with optional 13-bit break, full duplex non-return to zero (NRZ) and LIN 2.1 extension support and low power availability</li> <li>• FlexCAN modules (FlexCAN), many with ISO-CAN-FD, all with DMA support</li> <li>• Synchronous Audio Interface (SAI) capable of supporting stereo audio channels</li> <li>• ENET complex (10/100 Ethernet) that supports 1588 and MII/RMII, VLAN and DMA Timer</li> </ul>
Human-machine interface	<ul style="list-style-type: none"> <li>• Up to 152 GPIO pins, depending on package type</li> <li>• Each pin is programmable as rising edge or falling edge</li> <li>• Each I/O pin is configurable to have pull-up, pull-down or tristate capability</li> <li>• Up to 12 GPIO pins with high drive capability</li> </ul>
Debug	<ul style="list-style-type: none"> <li>• Serial wire JTAG debug Port (SWJ-DP), with 2 pin serial wire debug (SWD) for external debugger</li> <li>• Debug Watchpoint and Trace (DWT), with four configurable comparators as hardware watchpoints</li> <li>• Serial wire output (SWO)-synchronous trace data support</li> </ul>

Table continues on the next page...

**Table 1. S32K1xx system peripherals (continued)**

	<ul style="list-style-type: none"> <li>• Instrumentation Trace Macrocell (ITM) with software and hardware trace, plus time stamping</li> <li>• Flash Patch and Breakpoints (FPB) with ability to patch code and data from code space to system space</li> <li>• Serial Wire Viewer (SWV): A trace capability providing displays of reads, writes, exceptions, PC Samples and printf.</li> </ul>
I/O and package	<ul style="list-style-type: none"> <li>• Up to 152 GPIO pins with interrupt functionality and wakeup capability</li> <li>• Up to 12 high drive pins of 20 mA capability</li> <li>• Up to 2 open-drain output pins supporting the LPI2C</li> <li>• Package options of 32-pin, 48-pin, 64-pin, 100-pin, 144-pin, 176-pin LQFP, and 100 MAPBGA</li> </ul>

## 4 Applications

Following table provides the applications available across devices in S32K1xx product series.

**Table 2. S32K1xx Applications**

Applications	K116	K118	K142	K144	K146	K148
Touch Interface	Available					
Audio streaming	Not Available		Not Available			Available
Over the air update support <sup>1</sup>	Available					
BLDC/PMSM motor control	Not Available		Available			
Ethernet connected edge node with support for BroadR-Reach®	Not Available		Not Available			Available
Audio streaming over ethernet	Not Available		Not Available			Available
Secure data transmission over ethernet includes VLAN support and ISO CAN-FD with security engine support	Not Available				Available	
Serial audio streaming (in and output) for radio, amplifier and microphone applications	Not Available				Available	
Large 256 KB internal SRAM enabling usage of standard TCP/IP stacks	Not Available				Available	
CAN to CAN or ethernet to CAN firewall	Not Available		Available			

*Table continues on the next page...*



**Table 2. S32K1xx Applications (continued)**

Applications	K116	K118	K142	K144	K146	K148
External memory extension by a dedicated QuadSPI interface, e.g. for hand writing recognition applications	Not Available					Available
Human machine interface applications	Not Available		Available			

- See [S32K Architecture and Capabilities to Enable Over the Air Updates](#)

## 5 Power modes

The power management controller (PMC) provides the user with multiple power options. The different modes of operation are supported to allow the user to optimize power consumption for the level of functionality needed.

The device supports Run, VLPR, Stop, and VLPS modes which are easy to use for customers both from the perspectives of different power consumption levels and functional requirement. In all power modes, all I/O states are maintained, all SRAM content is retained and all registers are retained. Depending on the device family member, high speed RUN is also supported.

### NOTE

As an example, the supported Power Modes for S32K144 is provided in the table. The values are only indicative. For the actual detailed values on the S32K1xx Power Modes, please refer to the S32K1xx Data Sheet.

**Table 3. S32K1xx Product Series power modes (At 25 °C)**

Power Mode	Description	Target Typical Idd	Normal recover methods
High Speed Run	Allows increased maximum performance of device (if available)	37 mA	N/A
Run	Allows default maximum performance of device. CPU clocks can be run at full speed and the internal supply is fully regulated	26 mA	N/A
Stop	Places device in static state with the majority of peripherals able to continue operation. Voltage regulator is in standby.	250 $\mu$ A	Interrupt
VLPR	Very Low Power RUN mode: CPU clocks can only be run at reduced speed using reduced power SIRC	TBD	N/A
VLPS	Very Low Power STOP mode: places device in static state with reduced peripheral availability: only LPTimer, RTC, CMP can be used	25 $\mu$ A	wakeup

## 6 Revision History

The following table provides a revision history for this document.

**Table 4. Revision History**

Revision Number	Date	Substantial Changes
Rev. 1	10 Nov 2016	<ul style="list-style-type: none"><li>Initial Release</li></ul>

**How to Reach Us:**

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2016 Freescale Semiconductor, Inc.

Document Number  
Revision 1, November, 2016

