

LM239A-EP

www.ti.com

SCLS496C-MAY 2003-REVISED JULY 2010

QUAD DIFFERENTIAL COMPARATOR


Check for Samples: LM239A-EP

FEATURES

- Wide Supply Ranges
 - Single Supply: 2 V to 36 V (Tested to 30 V for Non-V Devices and 32 V for V-Suffix Devices)
 - Dual Supplies: ±1 V to ±18 V (Tested to ±15 V for Non-V Devices and ±16 V for V-Suffix Devices)
- Low Supply-Current Drain Independent of Supply Voltage: 0.8 mA (Typ)
- Low Input Bias Current: 25 nA (Typ)
- Low Input Offset Current: 5 nA (Typ)
- Low Input Offset Voltage: 2 mV (Typ)
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage: ±36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Custom temperature ranges available

DESCRIPTION/ORDERING INFORMATION

These devices consist of four independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies also is possible, as long as the difference between the two supplies is 2 V to 36 V, and V_{CC} is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LM239A-EP



SCLS496C - MAY 2003 - REVISED JULY 2010

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


Table 1. ORDERING INFORMATION⁽¹⁾

T _A	PACKAG	E ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOP - D	Tape and reel	LM239AQDREP	LM239AEP
EE%C to 105%C	SOP - D	Tape and reel	LM239AMDREP	LM239AME
–55°C to 125°C	TSSOP - PW	Tape and reel	LM239AMPWREP	LM239AE


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

SYMBOL (EACH COMPARATOR)



SCHEMATIC (EACH COMPARATOR)



All current values shown are nominal.



SCLS496C-MAY 2003-REVISED JULY 2010

www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		36	V
V_{ID}	Differential input voltage ⁽³⁾		±36	V
VI	Input voltage range (either input)	-0.3	36	V
Vo	Output voltage		36	V
I _O	Output current		20	mA
	Duration of output short circuit to ground ⁽⁴⁾	U	nlimited	
θ_{JA}	Package thermal impedance, junction to free air ^{(5) (6)}		86	°C/W
TJ	Operating virtual-junction temperature		136	°C
	Lead temperature 1,6 mm (1/16 in) from case for 10 s		260	°C
T _{stg}	Storage temperature range ⁽⁷⁾	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground.

(3) Differential voltages are at IN+ with respect to IN-.

(4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

(5) Maximum power dissipation is a function of T_J (max), θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J (max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

(6) The package thermal impedance is calculated in accordance with JESD 51-7.

(7) Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

ELECTRICAL CHARACTERISTICS

at specified free-air temperature, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS ⁽¹⁾	T _A ⁽²⁾	MIN	TYP	MAX	UNIT	
		$V_{CC} = 5 V \text{ to } 30$) V,	25°C		1	2.5		
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR} min,$ $V_O = 1.4 V$		Full range			5.5	mV	
	Input offect ourrest	V 4 4 V		25°C		5	50		
I _{IO}	Input offset current	V _O = 1.4 V		Full range			150	nA	
	land him annual			25°C		-25	-250		
IB Input bias current		V _O = 1.4 V		Full range			-400	nA	
\ <i>\</i>	Common-mode input-voltage			25°C	0 to V _{CC} - 1.5			V	
V _{ICR} range ⁽³⁾				Full range	0 to V _{CC} - 2			v	
A _{VD}	Large-signal differential-voltage amplification	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 15 \ V, \ V_O = 1.4 \ V \ to \ 11.4 \ V, \\ R_L \geq 15 \ k\Omega \ to \ V_{CC} \end{array}$		25°C	50	200		V/mV	
	Llich lovel output ourrest	V 1.V	$V_{OH} = 5 V$	25°C		0.1	50	nA	
I _{OH}	High-level output current	$V_{ID} = 1 V$	V _{OH} = 30 V	Full range			1	μA	
v			1 1 1	25°C		150	400		
V _{OL} Low-level out	Low-level output voltage	$V_{ID} = -1 V,$	$I_{OL} = 4 \text{ mA}$	Full range			700	mV	
l _{OL}	Low-level output current	$V_{ID} = -1 V$,	V _{OL} = 1.5 V	25°C	6	16		mA	
I _{CC}	Supply current (four comparators)	V _O = 2.5 V,	No load	25°C		0.8	2	mA	

(1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

(2) Full range (MIN to MAX) for LM139 and LM139A is -55°C to 125°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

(3) The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V_{CC+} – 1.5 V; however, one input can exceed V_{CC}, and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30 V without damage.

SWITCHING CHARACTERISTICS

 $V_{CC} = 5 V, T_A = 25^{\circ}C$


PARAMETER	TEST CO	TYP	UNIT	
Response time	R_L connected to 5 V through 5.1 k Ω ,	100-mV input step with 5-mV overdrive	1.3	
	R_L connected to 5 V through 5.1 k $\Omega,$ C_L = 15 $pF^{(1)}$ $^{(2)}$	TTL-level input step	0.3	μs

(1) C_L includes probe and jig capacitance.


(2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.




SCLS496C - MAY 2003 - REVISED JULY 2010



OUTPUT SATURATION VOLTAGE







TYPICAL CHARACTERISTICS (continued)



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM239AMDREP	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AME	Samples
LM239AMPWREP	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AE	Samples
LM239AQDREP	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM239AEP	Samples
V62/03672-01XE	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM239AEP	Samples
V62/03672-02XE	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AME	Samples
V62/03672-02YE	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM239AE	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM239A-EP :

- Catalog: LM239A
- Automotive: LM239A-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM239AMDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239AMPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM239AQDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

23-Jul-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM239AMDREP	SOIC	D	14	2500	340.5	336.1	32.0
LM239AMPWREP	TSSOP	PW	14	2000	853.0	449.0	35.0
LM239AQDREP	SOIC	D	14	2500	340.5	336.1	32.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated