600 mA/1.25 MHz HIGH-EFFICIENCY STEP-DOWN CONVERTER

FEATURES

- **Up to 95% Conversion Efficiency**
- **Typical Quiescent Current: 18 µA**
- **Load Current: 600 mA**
- **Operating Input Voltage Range: 2.5 V to 6.0 V**
- **Switching Frequency: 1.25 MHz**
- **Adjustable and Fixed Output Voltage**
- **Power Save Mode Operation at Light load Currents**
- **Active-Low $\overline{\text{MODE}}$ pin on TPS62021**
- **100% Duty Cycle for Lowest Dropout**
- **Internal Softstart**
- **Dynamic Output Voltage Positioning**
- **Thermal Shutdown**
- **Short-Circuit Protection**
- **10 Pin MSOP PowerPad™ Package**
- **10 Pin QFN 3 X 3 mm Package**

APPLICATIONS

- **PDA, Pocket PC and Smart Phones**
- **USB Powered Modems**
- **CPUs and DSPs**
- **PC Cards and Notebooks**
- **xDSL Applications**
- **Standard 5-V to 3.3-V Conversion**

DESCRIPTION

The TPS6202x is a high efficiency synchronous step-down dc-dc converter optimized for battery powered portable applications. This device is ideal for portable applications powered by a single Li-Ion battery cell or by 3-cell NiMH/NiCd batteries. With an output voltage range from 6.0 V down to 0.7 V, the device supports low voltage DSPs and processors in PDAs, pocket PCs, as well as notebooks and subnotebook computers. The TPS6202x operates at a fixed switching frequency of 1.25 MHz and enters the power save mode operation at light load currents to maintain high efficiency over the entire load current range. For low noise applications, the device can be forced into fixed frequency PWM mode by pulling the MODE pin high. The difference between the TPS6202x and the TPS62021 is the logic level of the MODE pin. The TPS62021 has an active-low $\overline{\text{MODE}}$ pin. The TPS6202x supports up to 600-mA load current.

Typical Application Circuit (600-mA Output Current)

TPS62020
TPS62021
TPS62026

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T_A	MODE PIN LOGIC LEVEL	OUTPUT VOLTAGE	PACKAGE		PACKAGE MARKING	
			MSOP[1]	QFN[2]	MSOP	QFN
−40°C to 85°C	MODE	Adjustable	TPS62020DGQ	TPS62020DRC	BBK	BBJ
	$\overline{\text{MODE}}$	Adjustable	TPS62021DGQ	TPS62021DRC	ASH	ASJ
	MODE	3.3 V	TPS62026DGQ	TPS62026DRC	BKI	BKJ

(1) The DGQ package is available in tape and reel. Add R suffix (DGQR) to order quantities of 2500 parts per reel.
(2) The DRC package is available in tape and reel. Add R suffix (DRCR) to order quantities of 3000 parts per reel.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted[1]

	UNITS
Supply voltage VIN[2]	−0.3 V to 7 V
Voltages on EN, MODE, FB, SW[2]	−0.3 V to V_{CC} +0.3 V
Continuous power dissipation	See Dissipation Rating Table
Operating junction temperature range	−40°C to 150°C
Storage temperature range	−65°C to 150°C
Lead temperature (soldering, 10 sec)	260°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.

PACKAGE DISSIPATION RATINGS

PACKAGE	$R_{\theta JA}$[1]	$T_A \leq 25°C$ POWER RATING	$T_A = 70°C$ POWER RATING	$T_A = 85°C$ POWER RATING
MSOP	60°C/W	1.67 W	917 mW	667 mW
QFN	48.7°C/W	2.05 W	1.13 W	821 mW

(1) The thermal resistance, $R_{\theta JA}$ is based on a soldered PowerPAD using thermal vias.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V_I	Supply voltage	2.5		6.0	V
V_O	Output voltage range for adjustable output voltage version	0.7		V_I	V
I_O	Output current			600	mA
L	Inductor[1]	3.3	10		µH
C_I	Input capacitor[1]		10		µF
C_O	Output capacitor[1]		10		µF
T_A	Operating ambient temperature	−40		85	°C
T_J	Operating junction temperature	−40		125	°C

(1) Refer to application section for further information

ELECTRICAL CHARACTERISTICS

V_I = 3.6 V, V_O = 1.8 V, I_O = 600 mA, EN = VIN, T_A = −40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)[1]

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
V_I	Input voltage range		2.5		6.0	V
$I_{(Q)}$	Operating quiescent current	I_O = 0 mA, device is not switching		18	35	µA
I_{SD}	Shutdown supply current	EN = GND		0.1	1	µA
V_{UVLO}	Under-voltage lockout threshold		1.5		2.3	V
ENABLE AND MODE						
V_{EN}	EN high level input voltage		1.4			V
V_{EN}	EN low level input voltage				0.4	V
I_{EN}	EN input bias current	EN = GND or VIN		0.01	1.0	µA
$V_{(MODE)}$	MODE high level input voltage		1.4			V
$V_{(MODE)}$	MODE low level input voltage				0.4	V
$I_{(MODE)}$	MODE input bias current	MODE = GND or VIN		0.01	1.0	µA
POWER SWITCH						
$r_{DS(ON)}$	P-channel MOSFET on-resistance	V_I = V_{GS} = 3.6 V		115	210	mΩ
	P-channel MOSFET on-resistance	V_I = V_{GS} = 2.5 V		145	270	mΩ
$I_{lkg(P)}$	P-channel leakage current	V_{DS} = 6.0 V			1	µA
$r_{DS(ON)}$	N-channel MOSFET on-resistance	V_I = V_{GS} = 3.6 V		85	200	mΩ
	N-channel MOSFET on-resistance	V_I = V_{GS} = 2.5 V		115	280	mΩ
$I_{lkg(N)}$	N-channel leakage current	V_{DS} = 6.0 V			1	µA
I_L	P-channel current limit	2.5 V < V_I < 6.0 V	0.9	1.1	1.3	A
	Thermal shutdown			150		°C
OSCILLATOR						
f_S	Oscillator frequency	V_{FB} = 0.5 V	1	1.25	1.5	MHz
		V_{FB} = 0 V		625		kHz
OUTPUT						
V_O	Adjustable output voltage range	TPS62020, TPS62021	0.7		V_{IN}	V
V_{ref}	Reference voltage			0.5		V
V_{FB}	Feedback voltage	TPS62020, TPS62021 Adjustable	V_I = 2.5 V to 6.0 V; I_O = 0 mA	0%		3%	V
			V_I = 2.5 V to 6.0 V; 0 mA ≤ I_O ≤ 600 mA	−3%		3%	
V_O	Fixed output voltage	TPS62026 3.3 V	V_I = 3.6 V to 6.0 V; I_O = 0 mA	0%		3%	V
			V_I = 3.6 V to 6.0 V; 0 mA ≤ I_O ≤ 600 mA	−3%		3%	
	Line regulation[1]		V_I = V_O + 0.5 V (min 2.5 V) to 6.0 V, I_O = 10 mA		0		%/V
	Load regulation[1]		I_O = 10 mA to 600 mA		0		%/mA
$I_{lkg(SW)}$	Leakage current into SW pin	V_I > V_O, 0 V ≤ V_{SW} ≤ V_I		0.1	1	µA
	Reverse leakage current into pin SW	V_I = open; EN = GND; V_{SW} = 6.0 V		0.1	1	µA
f	Short circuit switching frequency	V_{FB} = 0 V		625		kHz

(1) The line and load regulations are digitally controlled to assure an output voltage accuracy of ±3%.

TEXAS INSTRUMENTS
www.ti.com

PIN ASSIGNMENTS

DGQ PACKAGE
(TOP VIEW)

EN	1	10 PGND
VIN	2	9 PGND
VIN	3	8 SW
GND	4	7 SW
FB	5	6 MODE

DRC PACKAGE
(TOP VIEW)

EN	1	10 PGND
VIN	2	9 PGND
VIN	3	8 SW
GND	4	7 SW
FB	5	6 MODE

NOTE: The PowerPAD must be connected to GND.

Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
EN	1	I	Enable. Pulling EN to ground forces the device into shutdown mode. Pulling EN to V_I enables the device. EN should not be left floating and must be terminated.
VIN	2, 3	I	Supply voltage input
GND	4		Analog ground
FB	5	I	Feedback. Connect an external resistor divider to this pin. If a fixed-output-voltage device is ued, connect FB directly to the output.
MODE $\overline{\text{MODE}}$	6	I	The difference between TPS6202x and TPS62021 is the logic level of the MODE pin. The TPS62021 has an active-low $\overline{\text{MODE}}$ pin. The TPS6202x is forced into fixed-frequency PWM mode by pulling the MODE pin high. Pulling the MODE pin low enables the Power Save Mode, operating in PFM mode (Pulse frequency modulation) at light load current, and in fixed frequency PWM at medimum to heavy load currents. In contrast, the TPS62021 is forced into PWM mode by pulling the $\overline{\text{MODE}}$ pin low.
SW	7, 8	I/O	This is the switch pin of the converter and connected to the drain of the internal power MOSFETs
PGND	9, 10		Power ground

TEXAS INSTRUMENTS
www.ti.com

FUNCTIONAL BLOCK DIAGRAM

NOTE A: The TPS6202x has an active-high MODE pin. The TPS62021 has an active-low $\overline{\text{MODE}}$ pin.

NOTE B: The resistor network R1 and R2 is only integrated in fixed-output devices.

TPS62020
TPS62021
TPS62026

TEXAS
INSTRUMENTS
www.ti.com

SLVS076C−JUNE 2003−REVISED DECEMBER 2004

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
η	Efficiency	vs Load current	1, 2, 3
η	Efficiency	vs Input voltage	4
I_Q	No load quiescent current	vs Input voltage	5, 6
f_s	Switching frequency	vs Input voltage	7
$r_{DS(on)}$	P-Channel switch $r_{DS(on)}$	vs Input voltage	8
$r_{DS(on)}$	N-Channel rectifier switch $r_{DS(on)}$)	vs Input voltage	9
	Load transient response		10
	PWM operation		11
	Power save mode operation		12
	Start-up		13

EFFICIENCY
vs
LOAD CURRENT

Figure 1.

EFFICIENCY
vs
LOAD CURRENT


Figure 2.

TEXAS INSTRUMENTS
www.ti.com

Figure 3.

Figure 4.

Figure 5.

Figure 6.

TPS62020
TPS62021
TPS62026

SLVS076C−JUNE 2003−REVISED DECEMBER 2004

TEXAS
INSTRUMENTS
www.ti.com

SWITCHING FREQUENCY
vs
INPUT VOLTAGE

Figure 7.

P-CHANNEL $r_{DS(on)}$
vs
INPUT VOLTAGE

Figure 8.

N-CHANNEL RECTIFIER $r_{DS(on)}$
vs
INPUT VOLTAGE

Figure 9.

LOAD TRANSIENT RESPONSE

Figure 10.

PWM OPERATION

$V_I = 3.6$ V,
$V_O = 1.8$ V

Figure 11.

POWER SAVE MODE OPERATION

$V_I = 3.6$ V,
$V_O = 1.8$ V

Figure 12.

START-UP

$V_I = 3.6$ V,
$V_O = 1.8$ V,
$I_O = 545$ mA

Figure 13.

TPS62020
TPS62021
TPS62026

SLVS076C−JUNE 2003−REVISED DECEMBER 2004

TEXAS INSTRUMENTS
www.ti.com

## DETAILED DESCRIPTION

OPERATION

The TPS6202x is a synchronous step-down converter that typically operates at a 1.25-MHz fixed frequency. At moderate to heavy load currents the device operates in pulse-width modulation (PWM), and at light load currents the device enters power-save mode operation using pulse-requency modulation (PFM). When operating in PWM mode, the typical switching frequency is 1.25 MHz with a minimum switching frequency of 1 MHz. This makes the device suitable for xDSL applications, minimizing RF (radio frequency) interference.

During PWM operation the converter uses a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal (S) the P-channel MOSFET switch turns on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch in case the current limit of the P-channel switch is exceeded. After the dead time preventing current shoot through, the N-channel MOSFET rectifier is turned on and the inductor current ramps down. The next cycle is initiated by the clock signal, again turning off the N-channel rectifier and turning on the P-channel switch.

The Gm amplifier as well as the input voltage determines the rise time of the saw tooth generator, and therefore, any change in input voltage or output voltage directly controls the duty cycle of the converter, giving a very good line and load transient regulation.

POWER SAVE MODE OPERATION

As the load current decreases, the converter enters power save mode operation. During power save mode the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current maintaining high efficiency.

The converter monitors the average inductor current and the device enters power save mode when the average inductor current is below the threshold. The transition point between PWM and power save mode is given by the transition current with the following equation:

$$I_{transition} = \frac{V_I}{18.66\ \Omega}$$

(1)

During power save mode the output voltage is monitored with the comparator by the threshold's comp low and comp high. As the output voltage falls below the comp low threshold set to typically 0.8% above the nominal output voltage, the P-channel switch turns on. The P-channel switch remains on until the transition current Equation 1 is reached. Then the N-channel switch turns on completing the first cycle. The converter continues to switch with its normal duty cycle determined by the input and output voltage but with half the nominal switching frequency of 625-kHz typ. Thus the output voltage rises and, as soon as the output voltage reaches the comp high threshold of 1.6%, the converter stops switching. Depending on the load current, the converter switches for a longer or shorter period of time in order to deliver the energy to the output. If the load current increases and the output voltage can not be maintained with the transition current Equation 1, the converter enters PWM again. See Figure 11 and Figure 12 under the typical graphs section and Figure 14 for power save mode operation. Among other techniques this advanced power save mode method allows high efficiency over the entire load current range and a small output ripple of typically 1% of the nominal output voltage.

Setting the power save mode thresholds to typically 0.8% and 1.6% above the nominal output voltage at light load current results in a dynamic voltage positioning achieving lower absolute voltage drops during heavy load transient changes. This allows the converter to operate with small output capacitors like 10 μF or 22 μF and still having a low absolute voltage drop during heavy load transient. Refer to Figure 14 as well for detailed operation of the power save mode.

DETAILED DESCRIPTION (continued)

Figure 14. Power Save Mode Thresholds and Dynamic Voltage Positioning

The converter enters the fixed frequency PWM mode as soon as the output voltage falls below the comp low 2 threshold.

DYNAMIC VOLTAGE POSITIONING

As described in the power save mode operation sections before and as detailed in Figure 14 the output voltage is typically 0.8% (i.e., 1% on average) above the nominal output voltage at light load currents, as the device is in power save mode. This gives additional headroom for the voltage drop during a load transient from light load to full load. In the other direction during a load transient from full load to light load the voltage overshoot is also minimized by turning on the N-Channel rectifier switch to pull the output voltage actively down.

MODE (AUTOMATIC PWM/PFM OPERATION AND FORCED PWM OPERATION)

Connecting the MODE pin of the TPS6202x to GND enables the automatic PWM and power save mode operation. The converter operates in fixed frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, maintaining high efficiency over a wide load current range.

Pulling the TPS6202x MODE pin high forces the converter to operate constantly in the PWM mode even at light load currents. The advantage is the converter operates with a fixed switching frequency that allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads (see Figure 1 to Figure 3). For additional flexibility it is possible to switch from power save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the TPS6202x to the specific system requirements.

The difference between the TPS6202x and the TPS62021 is the logic level of the MODE pin. The TPS62021 has an active-low $\overline{\text{MODE}}$ pin. Pulling the TPS62021 $\overline{\text{MODE}}$ pin high enables the automatic PWM and Power Save Mode.

100% DUTY CYCLE LOW DROPOUT OPERATION

The TPS6202x offers a low input to output voltage difference while still maintaining regulation with the use of the 100% duty cycle mode. In this mode, the P-Channel switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. i.e. The minimum input voltage to maintain regulation depends on the load current and output voltage and can be calculated as:

$$V_I \, min = V_O \, max + I_O \, max \times \left(r_{DS(on)} \, max + R_L \right)$$

(2)

with:

- $I_{O(max)}$ = maximum output current plus inductor ripple current
- $r_{DS(on)}$max = maximum P-channel switch $t_{DS(on)}$.

TPS62020
TPS62021
TPS62026

SLVS076C−JUNE 2003−REVISED DECEMBER 2004

TEXAS INSTRUMENTS
www.ti.com

DETAILED DESCRIPTION (continued)

- R_L = DC resistance of the inductor
- $V_O$max = nominal output voltage plus maximum output voltage tolerance

SOFTSTART

The TPS6202x series has an internal softstart circuit that limits the inrush current during start-up. This prevents possible voltage drops of the input voltage in case a battery or a high impedance power source is connected to the input of the TPS6202x.

The softstart is implemented with a digital circuit increasing the switch current in steps of typically $I_{LIM}/8$, $I_{LIM}/4$, $I_{LIM}/2$ and then the typical switch current limit of 1.1 A as specified in the electrical parameter table. The start-up time mainly depends on the output capacitor and load current, see Figure 13.

SHORT-CIRCUIT PROTECTION

As soon as the output voltage falls below 50% of the nominal output voltage, the converter switching frequency as well as the current limit is reduced to 50% of the nominal value. Since the short-circuit protection is enabled during start up the device does not deliver more than half of its nominal current limit until the output voltage exceeds 50% of the nominal output voltage. This needs to be considered in case a load acting as a current sink is connected to the output of the converter.

THERMAL SHUTDOWN

As soon as the junction temperature of typically 150°C is exceeded the device goes into thermal shutdown. In this mode, the P-Channel switch and N-Channel rectifier are turned off. The device continues its operation when the junction temperature falls below typically 150°C again.

ENABLE

Pulling the EN low forces the part into shutdown mode, with a shutdown current of typically 0.1 µA. In this mode, the P-Channel switch and N-Channel rectifier are turned off and the whole device is in shut down. If an output voltage is present during shut down, which could be an external voltage source or super cap, the reverse leakage current is specified under electrical parameter table. For proper operation the enable (EN) pin must be terminated and should not be left floating.

Pulling EN high starts up the device with the softstart as described under the section Softstart.

UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit prevents device misoperation at low input voltages. It prevents the converter from turning on the switch or rectifier MOSFET with undefined conditions.

APPLICATION INFORMATION

ADJUSTABLE OUTPUT VOLTAGE VERSION

When the adjustable output voltage version TPS6202x is used, the output voltage is set by the external resistor divider. See Figure 15.

The output voltage is calculated as:

$$V_O = 0.5 \text{ V} \times \left(1 + \frac{R1}{R2} \right)$$

(3)

with R1 + R2 ≤ 1 MΩ and internal reference voltage V_{ref} typical = 0.5 V

R1 + R2 should not be greater than 1 MΩ because of stability reasons. To keep the operating quiescent current to a minimum, the feedback resistor divider should have high impedance with R1+R2≤1 MΩ. Due to this and the low reference voltage of V_{ref} = 0.5 V, the noise on the feedback pin (FB) needs to be minimized. Using a capacitive divider C1 and C2 across the feedback resistors minimizes the noise at the feedback, without degrading the line or load transient performance.

C1 and C2 should be selected as:

$$C1 = \frac{1}{2 \times \pi \times 10 \text{ kHz} \times R1}$$

(4)

with:

- R1 = upper resistor of voltage divider
- C1 = upper capacitor of voltage divider

For C1 a value should be chosen that comes closest to the calculated result.

$$C2 = \frac{R1}{R2} \times C1$$

(5)

with:

- R2 = lower resistor of voltage divider
- C2 = lower capacitor of voltage divider

For C2, the selected capacitor value should always be selected larger than the calculated result. For example, in Figure 15 for C2 100 pF are selected for a calculated result of C2 = 88.42 pF.

If quiescent current is not a key design parameter C1 and C2 can be omitted, and a low impedance feedback divider has to be used with R1 + R2 < 100 kΩ. This reduces the noise available on the feedback pin (FB) as well but increases the overall quiescent current during operation. The higher the programmed output voltage the lower the feedback impedance has to be for best operation when not using C1 and C2.


Figure 15. Adjustable Output Voltage Version

Inductor Selection

The TPS6202x uses typically a 10-µH output inductor. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. When changing inductor values, the product of the inductor value times output-capacitor value (L×C) should stay constant. For example, when reducing the

TPS62020
TPS62021
TPS62026

SLVS076C−JUNE 2003−REVISED DECEMBER 2004

TEXAS
INSTRUMENTS
www.ti.com

APPLICATION INFORMATION (continued)

inductor value, increase the output capacitor accordingly. See the application circuits in Figure 17, Figure 18, and Figure 19. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance directly influences the efficiency of the converter. Therefore an inductor with the lowest dc resistance should be selected for highest efficiency. Formula Equation 7 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with formula Equation 7. This is needed because during heavy load transient the inductor current rises above the value calculated under Equation 7.

$$\Delta I_L = V_O \times \frac{1 - \dfrac{V_O}{V_I}}{L \times f} \tag{6}$$

$$I_L \, max = I_O \, max + \frac{\Delta I_L}{2} \tag{7}$$

with:

- 7 = Switching frequency (1.25 MHz typical)
- L = Inductor value
- ΔI_L = Peak-to-peak inductor ripple current
- I_L max = Maximum inductor current

The highest inductor current occurs at maximum V_I.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor. A more conservative approach is to select the inductor current rating for the maximum switch current of 1.3 A for the TPS6202x. Keep in mind that core material differs from inductor to inductor, and this impacts efficiency, especially at high switching frequencies. Refer to Table 1 and the typical applications and inductors selection.

Table 1. Inductor Selection

INDUCTOR VALUE	DIMENSIONS	COMPONENT SUPPLIER
10 µH	6,6 mm × 4,75 mm × 2,92 mm	Coilcraft DO1608C-103
10 µH	5,0 mm × 5,0 mm × 3,0 mm	Sumida CDRH4D28-100
3.3 µH	5,0 mm × 5,0 mm × 2,4 mm	Sumida CDRH4D22 3R3
6.8 µH	5,8 mm × 7,4 mm × 1,5 mm	Sumida CMD5D13 6R8

Output Capacitor Selection

The advanced, fast-response voltage-mode control scheme of the TPS6202x allows the use of small ceramic capacitors with a typical value of 10 µF and 22 µF without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values have the lowest output voltage ripple and are recommended. If required, tantalum capacitors may be used as well. Refer to Table 2 for component selection. If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. Just for completeness the RMS ripple current is calculated as:

$$I_{RMSCout} = V_O \times \frac{1 - \dfrac{V_O}{V_I}}{L \times f} \times \frac{1}{2 \times \sqrt{3}} \tag{8}$$

At nominal load current the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_O = V_O \times \frac{1 - \dfrac{V_O}{V_I}}{L \times f} \times \left(\frac{1}{8 \times C_O \times f} + ESR \right)$$

(9)

Where the highest output voltage ripple occurs at the highest input voltage, V_I.

At light load currents, the device operates in power save mode and the output voltage ripple is independent of the output capacitor value. The output voltage ripple is set by the internal comparator thresholds. The typical output voltage ripple is 1% of the nominal output voltage.

Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. The input capacitor should have a minimum value of 10 µF for the TPS6202x. The input capacitor can be increased without any limit for better input voltage filtering.

Table 2. Input and Output Capacitor Selection

CAPACITOR VALUE	CASE SIZE	COMPONENT SUPPLIER	COMMENTS
10 µF	0805	Taiyo Yuden JMK212BJ106MG TDK C12012X5ROJ106K	Ceramic Ceramic
10 µF	1206	Taiyo Yuden JMK316BJ106KL TDK C3216X5ROJ106M	Ceramic
22 µF	1206	Taiyo Yuden JMK316BJ226ML	Ceramic
22 µF	1210	Taiyo Yuden JMK325BJ226MM	Ceramic

Layout Considerations

For all switching power supplies, the layout is an important step in the design especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current paths as indicated in bold in Figure 16. These traces should be routed first. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. The feedback resistor network should be routed away from the inductor and switch node to minimize noise and magnetic interference. To further minimize noise from coupling into the feedback network and feedback pin, the ground plane or ground traces should be used for shielding. A common ground plane or a star ground as shown below should be used. This becomes very important especially at high switching frequencies of 1.25 MHz.


Figure 16. Layout Diagram

TEXAS INSTRUMENTS
www.ti.com

THERMAL INFORMATION

One of the most influential components on the thermal performance of a package is board design. In order to take full advantage of the heat dissipating abilities of the PowerPAD™ packages, a board should be used that acts similar to a heat sink and allows for the use of the exposed (and solderable), deep downset pad. For further information please refer to Texas Instruments application note (SLMA002) *PowerPAD Thermally Enhanced Package*.

The PowerPAD™ of the 10-pin MSOP package has an area of 1,52 mm × 1,79 mm (±0,05 mm) and must be soldered to the PCB to lower the thermal resistance. Thermal vias to the next layer further reduce the thermal resistance.

TYPICAL APPLICATIONS

**Figure 17. Li-Ion to 3.3 V With Improved Load Transient Response**

**Figure 18. 1.8 V Output Using 6.8 µH Inductor**


Figure 19. 1.2 V Output Using 10 µH Inductor

**Figure 20. TPS62026 Fixed 3.3 V Output Using 6.8 µH inductor**

Figure 21. TPS62026 Fixed 3.3 V Output Using 10 µH inductor

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62020DGQ	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BBK	Samples
TPS62020DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BBK	Samples
TPS62020DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BBJ	Samples
TPS62021DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ASJ	Samples
TPS62021DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ASJ	Samples
TPS62026DGQ	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BKI	Samples
TPS62026DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BKI	Samples
TPS62026DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BKJ	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62020DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS62020DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62021DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS62021DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62026DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS62026DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62020DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
TPS62020DRCR	VSON	DRC	10	3000	853.0	449.0	35.0
TPS62021DRCR	VSON	DRC	10	3000	367.0	367.0	38.0
TPS62021DRCR	VSON	DRC	10	3000	853.0	449.0	35.0
TPS62026DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
TPS62026DRCR	VSON	DRC	10	3000	853.0	449.0	35.0

DGQ 10

PowerPAD™ HVSSOP - 1.1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224775/A

PACKAGE OUTLINE

PowerPAD™ - 1.1 mm max height

PLASTIC SMALL OUTLINE

5.05 / 4.75 TYP

A

PIN 1 ID AREA

1

3.1 / 2.9 NOTE 3

5

B

3.1 / 2.9 NOTE 4

8X □ 0.5

10

2X □ 2

6

10X 0.27 / 0.17

⊕ | 0.08 Ⓜ | C | A | B

C

SEATING PLANE

⌒ | 0.1 | C

1.1 MAX

0.23 / 0.13 TYP

SEE DETAIL A

EXPOSED THERMAL PAD

4   5

1.89 / 1.69

1   8

1.83 / 1.63

0.25

GAGE PLANE

0° - 8°

0.7 / 0.4

0.15 / 0.05

DETAIL A
TYPICAL

4218842/A   01/2019

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA-T.

TEXAS INSTRUMENTS
www.ti.com

DGQ0010D

PowerPAD™ - 1.1 mm max height

PLASTIC SMALL OUTLINE

(2.2)
NOTE 9

(1.83)
SOLDER MASK
OPENING

SOLDER MASK
DEFINED PAD

SEE DETAILS

10X (0.3)

10X (1.45)

1

10

(1.3)
TYP

(1.89)
SOLDER MASK
OPENING

(3.1)
NOTE 9

SYMM
℄

8X (0.5)

5

6

(R0.05) TYP

METAL COVERED
BY SOLDER MASK

(Ø 0.2) TYP
VIA

SYMM
℄

(1.3) TYP

(4.4)

LAND PATTERN EXAMPLE
SCALE:15X

SOLDER MASK
OPENING

METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

0.05 MAX
ALL AROUND

0.05 MIN
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4218842/A   01/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
   numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.05 X 2.11
0.125	1.83 X 1.89 (SHOWN)
0.150	1.67 X 1.73
0.175	1.55 X 1.60

4218842/A   01/2019

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4226193/A

A

3.1
2.9

B

PIN 1 INDEX AREA

3.1
2.9

1.0
0.8

C

SEATING PLANE

0.05
0.00

0.08 | C

1.65± 0.1

2X (0.5)

4X (0.25)

EXPOSED
THERMAL PAD

5

6

2X
2

11

SYMM
℄

2.4± 0.1

(0.2) TYP

1

10

8X 0.5

10X 0.30
0.18

PIN 1 ID
(OPTIONAL)

SYMM
℄

⊕ | 0.1 Ⓜ | C | A | B
| 0.05 Ⓜ | C

10X 0.5
0.3

4218878/B   07/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

(1.65)

(0.5)

10X (0.6)

1

10X (0.24)

10

SYMM
¢

11

(2.4)

(3.4)

(0.95)

8X (0.5)

5

6

(R0.05) TYP

(∅ 0.2) VIA
TYP

(0.25)

(0.575)

SYMM
¢

(2.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X

0.07 MAX
ALL AROUND

EXPOSED METAL

SOLDER MASK
OPENING

METAL

NON SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

EXPOSED METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4218878/B   07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DRC0010J

2X (1.5)

(0.5)

SYMM

11

EXPOSED METAL
TYP

10X (0.6)

1

10X (0.24)

10

(1.53)

2X
(1.06)

SYMM

(0.63)

8X (0.5)

5

6

(R0.05) TYP

4X (0.34)

4X (0.25)

(2.8)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B   07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.

IMPORTANT NOTICE AND DISCLAIMER